Abstract-We have investigated the characteristics of gate-allaround (GAA) twin polycrystalline-silicon nanowire (NW) thinfilm transistors (TFTs). The NW channel and surrounding gate imparted the GAA twin NW TFT with superior channel controllability. Moreover, the combination of the high surface-to-volume ratio of the NW and the split channel structure led to highly efficient NH 3 plasma treatment, which reduced the effective grainboundary trap-state density. The GAA twin NW TFT exhibited greatly improved electrical performance, including a lower threshold voltage, a steeper subthreshold swing (114 mV/dec), a higher on/off current ratio (> 10 8 ), and a virtual absence of draininduced barrier lowering (13 mV/V).
I. INTRODUCTION
P OLYCRYSTALLINE-SILICON thin-film transistors (poly-Si TFTs) are attracting much attention for their use in active-matrix liquid crystal displays [1] . Increasing the performance of poly-Si TFTs has become one of the key challenges for system-on-chip applications. Unfortunately, traditional poly-Si TFTs suffer from serious short-channel effects (SCEs) when the device feature size is scaled down, due to the field-emission leakage current near the high-electric-field drain side and grain-boundary trap states in the channel [2] - [4] . Many crystallization techniques, including excimer-laser annealing (ELA), [5] , [6] metal-induced lateral crystallization (MILC), [7] , [8] , and solid-phase crystallization (SPC) [9] , have been used to improve the quality of poly-Si films, reduce the leakage current, enhance the carrier mobility, and suppress SCEs. Although ELA and MILC both result in poly-Si films exhibiting larger grain size, they add complexity to the fabrication process. Poly-Si films formed through SPC exhibit poorer performance because of the presence of a large number of randomly oriented grain boundaries [10] . A multiple-gated device has been proposed to enhance the gate controllability over the channel and thereby improve the device performance [6] , [9] , [11] . Although the gate-all-around (GAA) structure provides superior channel controllability, however, performance of the poly-Si TFT with the GAA structure still suffers from intrinsic defects in the poly-Si channel. In this letter, the performance of the GAA TFT was further improved by employing NH 3 plasma treatment for the reduction of trap-state density. Only few research works discussed these considerations [6] , [12] , [13] . Furthermore, the spacer patterning technique was adopted for linewidth uniformity and controllability without using expensive advance lithographic tools [7] , [9] .
II. DEVICE FABRICATION
The 3-μm-long twin poly-Si nanowire (NW) was fabricated using the spacer patterning technique [14] . Wafers (p-type, ca. 10 15 /cm 3 ) were subjected to thermal oxidation to form a 400-nm SiO 2 that served as the starting substrate. A 50-nmthick undoped amorphous-Si (α-Si) layer was deposited at 550
• C using low-pressure chemical vapor deposition (LPCVD). SPC was performed at 600
• C for 24 h in a nitrogen ambient to turn the α-Si into a polycrystalline-silicon structure. Next, a 100-nm-thick tetraethylorthosilicate (TEOS) oxide was deposited through LPCVD to serve as the dummy oxide layer. After patterning the dummy oxide layer using optical lithography, a 100-nm SiN x film was deposited; subsequent reactive ion etching (RIE) formed the sidewall spacers that served as a hard mask in the following poly-Si etching process. By controlling the RIE conditions and the thickness of the SiN x film, the feature size of the SiN x units could be scaled down to the nanoscale without using any advanced photolithography techniques. Next, the TEOS dummy block was stripped off, and then, anisotropic RIE of poly-Si layer led to the formation of the twin poly-Si NW in which the wire width was predefined by the size of the SiN x features. The poly-Si NW was then released from the thermal oxide through wet etching in 1 : 100 diluted HF solution by removing 70-80 nm of thermal SiO 2 , followed by sequential conformal deposition of 20-nm TEOS and 200-nm in situ N + polysilicon using LPCVD. The channel was surrounded by TEOS and N + polysilicon. After transferring the 2-μm poly gate, self-aligned phosphorous ion implantation was performed at a dose of 5 × 10 15 cm −2 , and then, the samples were activated through thermal annealing at 600
• C for 12 h. A 300-nm-thick TEOS layer was deposited as the passivation layer using LPCVD. Finally, the contact hole was defined, and Al metallization was performed. All devices were sintered at 400
• C in a nitrogen ambient for 30 min. To study the impact of grain-boundary defects, the samples were subjected to NH 3 0741-3106/$25.00 © 2009 IEEE Fig. 1(a) shows a top-view scanning electron microscopy (SEM) image of the proposed GAA twin poly-Si NW TFT. Fig. 1(b) shows a cross-sectional SEM image viewed along the AA direction in Fig. 1(a) . The poly-Si NW channel was surrounded by the N + poly-Si gate. The inset of Fig. 1 (b) shows a transmission electron microscopy (TEM) image of the NW channel possessing the GAA structure. The proposed devices have a nominal channel length (L) of 2 μm, a channel width (W ch ) of 75 nm, and an effective channel width (W eff ) of 452 nm [4 × (W ch + T ch )]. Because the aspect ratio (T ch /W ch = 0.5) is higher than that of a conventional planar TFT (T ch /W ch 0.1), we expected to observe improved device characteristics as a result of corner effects [15] . The additional electric field at the bottom corners and bottom of the channel in the GAA TFT enhances the performance so that the device exhibits a faster turn-on speed, a lower threshold voltage, and a smaller leakage current. Table I presents the key device parameters measured in GAA poly-Si NW TFTs and conventional planar gate poly-Si TFTs. GAA poly-Si NW TFTs exhibit a better device performance over conventional planar poly-Si TFTs. In addition, after NH 3 plasma treatment, the variations of the threshold voltage were minimized. Fig. 2 shows the normalized transfer characteristics of a typical GAA twin poly-Si NW TFT before and after NH 3 plasma treatment at values of V ds of 0.5 and 3 V. The threshold voltage (V th ) is defined as the gate voltage required to achieve a normalized drain current of
−8 A at a value of V ds of 0.5 V. The subthreshold swing and field-effect mobility were extracted at a value of V ds of 0.5 V, whereas the on/off current ratio (I on /I off ) was extracted when V ds was 3 V, where I off is the minimum OFF-state current and I on is the maximum ON-state current. Drain-induced barrier lowering (DIBL) is defined as ΔV gs /ΔV ds , where I d is 10 −10 A. DIBL was well controlled to values less than 24 mV/V, and it is improved further to 13 mV when the devices were subjected to NH 3 plasma treatment for 1 h. SCEs were suppressed due to the channel being tightly controlled by the surrounding gate and because the grain-boundary-defect density was reduced after NH 3 plasma treatment [13] . Additionally, NH 3 plasma treatment reduced the leakage current significantly and provided the GAA twin poly-Si NW TFTs with a higher on-current. As a result, the GAA twin poly-Si NW TFTs exhibited a higher on/off current ratio (> 10 8 ) than that of the untreated samples (> 10 6 ). Similarly, the threshold voltage and subthreshold swing (−0.38 V and 114 mV/dec, respectively) were superior to those (2.2 V and 466 mV/dec) of the untreated device. Moreover, the maximum field-effect mobility of the GAA twin poly-Si NW TFTs increased dramatically from 23.4 to 52.7 cm 2 /V · s. No channel doping process during self-aligned N + S/D implantation resulted in negative value of the threshold voltage. This problem can be solved by employing metal or metal silicide gates that have an appropriate work function [16] .
To verify the reduction of grain-boundary defects in the GAA twin poly-Si NW TFTs after NH 3 plasma treatment, we extracted the effective trap-state density (N t ) from the slope of the plot of ln(I d /V gs ) versus (1/V g ) [3] . The GAA twin poly-Si NW TFTs had been subjected to 1 h of NH 3 plasma treatment, revealing a reduction in the effective trap-state density (N t = ca. 4.4 × 10 11 ) relative to that of the untreated GAA twin Fig. 3 . Output I ds -V ds characteristics of a GAA twin poly-Si NW TFT subjected to NH 3 plasma treatment for 1 h. Kink effect is suppressed by both GAA structure and NH 3 plasma treatment.
poly-Si NW TFTs (N t = ca. 3.15 × 10 12 ). We suspect that radicals diffused mainly through the gate oxide passivated the trap states in the channel during the NH 3 plasma treatment process, and hence, the grain-boundary barrier potentials were further reduced [17] . Moreover, the high surface-to-volume ratio of the NWs and the split channel structure led to the higher efficiency of NH 3 -plasma-treated devices relative to that of conventional TFT devices (as shown in Table I for devices that had been subjected to 1-h plasma treatment). Fig. 3 shows output characteristics typical for a GAA twin poly-Si NW TFT after NH 3 plasma treatment for 1 h. The drain saturation current was 12.2 μA/μm at values of V ds and V gs of 2.4 V (0.024 μA/μm for a device without plasma treatment). We suspect that performance characteristics could be improved further by optimizing the contact resistance through plug implantation or by using a metal silicide as source/drain regions. In the absence of a lightly doped drain, our proposed device structure features a steeper subthreshold slope, a greater on/off current ratio, and suppression of SCEs. As more and more functions are integrated on a flat-panel system, SCEs will make the power consumption problem for TFT applications like driving circuits in the active-matrix liquid crystal display more challenging. The proposed device exhibiting a low turnon voltage, a very low leakage current, and a high switching speed is highly promising for future applications.
IV. CONCLUSION
In summary, we have characterized high-performance GAA twin poly-Si NW TFTs subjected to NH 3 plasma treatment for 1 h. The combination of the excellent gate controllability of the GAA structure and the NH 3 plasma treatment process resulted in TFTs that were immune to both grain-boundary effects and SCEs. GAA twin poly-Si NW TFTs subjected to NH 3 plasma treatment for 1 h exhibit a low threshold voltage (V th = −0.38 V), a small subthreshold swing (114 mV/dec), a high on/off current ratio (> 10 8 ), and a virtual absence of DIBL. From the point of view of device integration, the wet etching process is the only process added in the fabrication of GAA NW poly-Si TFTs. We suspect that our proposed GAA twin poly-Si NW TFTs will be suitable for applications in lowvoltage (< 3.5 V) circuit operations, high-performance driver circuits, and switching devices.
